Hi, im using the Heinemann Sdd Text book and the logic gate diagram of the Gated And D type flip flops on page 301 looks kinda wrong, from the diagram im assuming they are trying to make a gated version of the NOR gate RS flip flop shown in figure 10.15, but why in figure 10.16 and 10.17 do they...